Abstract-
speed (∼5 ns), and low energy consumption (<pJ) [1] [2] [3] [4] . Extensive research has been conducted to improve the device performance and understand the resistive switching mechanisms [5] , leading to interest in exploring possible applications. The array sizes demonstrated have been increasing [5] , reaching 32 Gb in 2013 [6] . At the same time, several 3-D RRAM concepts have been reported [7] [8] [9] , providing possible solutions to complement ultrahigh density 3-D NAND [10] . Beyond the traditional data storage, various RRAM applications have been reported, such as using RRAM devices in neuromorphic systems, ternary content-addressablememory (TCAM), and nonvolatile SRAM [11] [12] [13] [14] [15] [16] . To satisfy the increasing need for the explorations of circuit-and system-level RRAM applications, several circuit-compatible analytical models have been developed. Yu et al. [12] and Guan et al. [17] employed a 1-D filament simplification, where the tunneling gap growth reflects the resistance change during programming. Bocquet et al. [18] and Noh et al. [19] used the filament diameter to capture different resistance states. Huang et al. [20] and Li et al. [21] took 2-D filament growth into account during the SET process. To deal with the inherent variability in RRAM devices, we have developed and made available in the public domain [22] , an RRAM model that is implemented in Verilog-A and can be executed in the circuit simulator SPICE.
Based on our previous 1-D filament simplification ( Fig. 1 ) [23] , the RRAM Verilog-A compact model is enhanced and systematically verified in this paper through calibration with hardware. The equivalent field enhancement equation is modified to more accurately reflect the abrupt/gradual RESET process of various RRAM devices. For the first time, a general parameter extraction procedure is developed for an RRAM compact model. This model properly reflects the effects of the TiO X buffer layer thickness for a bilayer RRAM and Al-doped HfO X -based RRAM, thus illustrating the general applicability of the model for a variety of RRAM materials and device designs.
This paper is organized as follows. Section II presents the underlying physics of the model, including the filament evolution, electrical transport, heat conduction, and the intrinsic fluctuations. Examples of simulations for dc/ac programming modes are provided. Section III illustrates how the parameters in the equations of the model correlate with the observed experimental I -V behavior. A general parameter extraction procedure for the compact model is described. Section IV provides the experimental verification for both dc and ac programming modes, including: 1) the switching voltages and resistance distributions, the influence of the SET compliance current, and multilevel (ML) RESET under dc programming and 2) single-pulse programming and stochastic switching under ac mode. Section V demonstrates an example of applying the model to optimize the design of an RRAM-based TCAM.
II. PHYSICS AND IMPLEMENTATION

A. Physical Model
Our model captures the bipolar switching processes after the forming process, during which soft dielectric breakdown occurs. Several physical models have been reported for the SET and RESET processes of RRAM [24] , [25] . To capture the essence of the observed I -V characteristics in a simple way, we use the following physical interpretation (Fig. 1) [23] . During the SET process, oxygen ions drift due to the high electric field to the anode interface, where they are stored in the interfacial oxygen reservoir. This leaves a conductive oxygen vacancy path through the oxide and, thus, programs the cell to the low-resistance state (LRS). The reverse electric field in the RESET process drives the oxygen ions back to the bulk to recombine with the oxygen vacancies, ultimately returning the memory cell to the high-resistance state (HRS).
We simplified the oxygen ion movement and the vacancy generation/recombination events into a single dominant filament growth/rupture process. The gap distance (g) between the tip of the filament and the opposite electrode is chosen as the control variable that determines the status (resistance) of the cell. The evolution rate of g due to filament growth/rupture is, according to the Arrhenius law [26] , associated with the probability for oxygen ions to overcome the migration barriers, E A (1). A temporal noise signal is added to the average gap distance change (2) to describe the fluctuations in the current during RRAM switching processes in typical dc and ac measurements [25] . The added variation δ g (T ) is a function (3) of the kinetic energy of the ions and, thus, the temperature
where g is the gap distance, g reflects the average gap distance, δ g (T ) captures the dynamic random variations, ν 0 is the velocity dependent on the attempt-to-escape frequency, E A is the effective activation energy (migration barrier) for vacancy generation (oxygen migration), t OX is the thickness of the switching material, a 0 is the hopping site distance, δ 0 g is a fitting parameter for variations, V is the applied voltage across the cell, T CRIT is a threshold temperature above which a significant random variation of the gap size occurs, T SMTH is a smoothing parameter, and χ(t) is a zero-mean Gaussian noise sequence randomly generated at each time step with a root mean square of unity [17] . A Gaussian function is chosen to fit variations to reflect the Gaussianlike Cumulative distribution function dependence of resistance distribution [17] , [27] . γ is the field local enhancement factor that accounts for the polarizability [28] of the material
where γ 0 , β, and α are fitting parameters. β and α reflect the gradual nature of the RESET process. A parameter α is introduced to describe the curvature during the RESET process; this parameter will be explained in Section III.
The change of local temperature (5) must be considered, as the average growth rate d g /dt and the filament variation amplitude δ g (T ) strongly depend on it
where I is the current through the memory cell and R TH is the equivalent resistance. This temperature equation is simplified to avoid the use of multiple differential equations, which can cause convergence issues in the Verilog-A implementation.
Multiple conduction mechanisms may coexist in RRAM switching, including trap-assisted tunneling, Poole-Frenkel tunneling, Fowler-Nordheim tunneling, or direct tunneling. Most tunneling mechanisms share a similar exponential dependence on the tunneling gap distance and the electric field strength. Therefore, the current flowing through the cell is generalized as
where the prefactor I 0 , the gap coefficient g 0 , and the voltage coefficient V 0 are the parameters that are obtained from the experimental results (see Section III). 
B. Model Implementation
A flowchart illustrating the implementation of this Verilog-A model is shown in Fig. 2(a) . The model can be easily integrated with the standard high-precision circuit simulator SPICE [29] , the program flow of which is shown in Fig. 2(b) , where the modeled RRAM cell is defined as a two-terminal resistive element. A netlist example for the dc programming mode, which is implemented using transient simulation that sweeps the bias range, is shown in Fig. 2(c) .
III. PARAMETER EXTRACTION
Having a clearly defined procedure to extract model parameter is of paramount importance for a compact model. We first investigate how the model is influenced by the model parameters. The effect of each parameter is examined with other parameters fixed. Parameters are divided into four groups.
The first group consists of parameters (E A , a 0 , t OX , T 0 , and R TH ) defined by the device structure, material properties, and test environment. E A , activation energy, can be estimated from temperature-accelerated stress measurement [26] , first principles modeling, or other independent measurements; a 0 , atomic spacing of the switching oxide, is a property of the lattice structure of the material; t OX , the thickness of the oxide, is determined by the device structure; T 0 is the environment temperature; R TH , the equivalent thermal resistance, can be estimated using (5) by considering the properties of the oxide that the filament can usually be heated up to 350-500 K [30] , [31] at LRS during the RESET process.
The other three groups are parameters that describe the filament evolution: I 0 , g 0 , V 0 , ν 0 , γ 0 , β, α, δ 0 g , T CRIT , and T SMTH . In particular, I 0 , g 0 , V 0 , ν 0 , γ 0 , β, and α are parameters that describe the median of switching behaviors. δ 0 g , T CRIT , and T SMTH are parameters that describe the intrinsic (cycle-tocycle and temporal) fluctuations during switching. The impact of each parameter on the dc switching curve is shown in Fig. 3 .
I 0 , g 0 , and V 0 dominate the nonlinear resistance I -V curves. I 0 mainly shifts the curve to different current levels. g 0 represents the resistance window. V 0 depicts the nonlinearity of the resistance curve. ν 0 , γ 0 , β, and α describe the process of the gap growth. ν 0 and γ 0 determine the voltage, where the gap starts to grow (i.e., the resistance starts to change). ν 0 mainly changes the RESET knee-point voltage, while γ 0 sets the SET voltage. β captures the slope of the RESET slope. α changes the curvature of that slope.
The last group of parameters is δ 0 g , T CRIT , and T SMTH , which are used to capture the switching variations. The experimental calibration in this paper focuses on the deterministic switching behavior. Calibrating the model with the stochastic switching experimental data [32] , [33] requires a physical model that can effectively represent the probability distribution of the stochastic behavior-a topic that still lacks a clear understanding. It will be an important direction for future work.
A general parameter extraction procedure is shown in Fig. 4 . The parameter extraction procedure is based on the assumptions that the following holds.
1) The median current level of LRS and HRS for both SET and RESET processes are almost the same. In addition, the LRS and HRS gap statuses (g LRS and g HRS ) for both the SET and RESET processes are the same. Before SET, the gap status begins with g HRS , and after SET, it changes to g LRS . Before RESET, gap status begins with g LRS , and after RESET, it changes back to g HRS . 2) The programmable gap range is estimated to be ∼0-3 nm. It is recommended to use the median curve of the experimental data, which represents the deterministic switching behavior of the RRAM devices [23] . After the first group of parameters (E A , a 0 , t OX , T 0 , and R TH ) is chosen based on the device structure and test environment, we begin with the parameters that describe the median switching behavior. 1) Adjust V 0 to determine the nonlinearity of HRS slope. I 0 and g 0 are also suggested being adjusted to match the basic LRS and HRS current levels. For instance, with a set of parameters, we need to make sure that the experimental I -V curve falls in the assumed gap range. We can use one side of the curve to determine parameters V 0 , I 0 , and g 0 . 2) Adjust β and α to change the slope and curvature of the RESET curve. 3) Adjust γ 0 to change the SET voltage. 4) Adjust ν 0 to capture the RESET knee point. 5) Tune I 0 and g 0 if necessary. Iteration from 2)-5) is necessary for the parameter set to converge to the same set of parameters for both SET and RESET processes. Sometimes it may not be possible to arrive at exactly the same set of parameters for both SET and RESET processes after dozens of iterations, either due to the physics of switching for SET and RESET processes or the local minimum for the fitting procedure caused by the initial set of Once these parameters are determined, the parameters that describe the cycle-to-cycle variation are subsequently obtained by calibrating the model to measured resistance distribution.
IV. EXPERIMENTAL VERIFICATION
A. TiN/TiO X /HfO X /Pt Bi-Layer Devices
Multiple TiN/TiO X /HfO X /Pt planar RRAM devices (HfO X : 1.7, 2.1, and 3.3 nm/TiO X : ∼5 nm) were fabricated to verify the model (Fig. 5) . First, 50-nm Pt was deposited by electronbeam evaporation on a silicon substrate to serve as the bottom electrode (BE). Then, HfO X was deposited at 300°C with atomic layer deposition (ALD) performed in an AIXTRON minibatch ALD system QXP-8300 equipped with TriJet vaporizers for precursor delivery. Without breaking vacuum, TiO X was subsequently deposited with ALD at 300°C. The thickness of ALD films was measured by TEM, which correlated well with ellipsometric measurements. The top electrode (TE) photoresist patterns (0.5 μm × 0.5 μm) were subsequently defined by photolithography. After depositing 50-nm TiN by reactive sputtering, the TE was patterned by liftoff. Electrical measurements were performed with an Agilent 4156C semiconductor parameter analyzer. The BE (Pt) was connected to ground, and the signals were applied to the TE (TiN) in all the measurements.
1) Thickness of HfO X in Bilayer Devices:
The resistive switching layer is the HfO X layer. As a comparison, singlelayer TiO X (Pt/TiO X (∼5 nm)/TiN) devices were also fabricated. Those devices are initially leaky even before forming. The TiO X layer works as a resistance in series with the filament resistance in the HfO X layer, which attenuates the equivalent field in the oxide under the same bias condition, and this attenuation of the equivalent field is accounted for by properly choosing the field local enhancement factor (γ ). The switching gap ranges for the three sets of bilayer devices are similar (∼0.15-1.5 nm). A thicker HfO X film can also provide an additional buffer layer, resulting in additional series resistance besides the resistance of TiO X layer. However, the thicker HfO X layer also shares more of the total applied voltage, reducing the voltage dropped on the gap, which results in comparably smaller programmable gap range for thicker HfO X (HfO X thickness and estimated range of gap length are 1. under the same dc switching setup (SET compliance current I COMP = 100 μA, and RESET voltage V RESET = −2.5 V). It is also noted in Fig. 6 (inset) that the thicker HfO X bilayer devices have smaller current overshoot, which is a result of the in situ series resistance that reduces the current overshoot during RESET.
For those bilayer devices, the activation energy (E A ) is 1.24 eV, which is estimated by the previous experiments reported [34] , [35] ; the atomic spacing of the switching oxide (a 0 ) is ∼0.25 nm; the oxide thicknesses (t OX ) is set to be the total deposition thicknesses of the bilayer oxides (HfO X : 1.7, 2.1, and 3.3 nm) from High-resolution transmission electron microscopy (HRTEM) images (6.7, 7.1, and 8.3 nm respectively); the environment temperature (T 0 ) is 300 K; equivalent thermal resistance (R TH ) is estimated to be ∼500 K, considering the heated temperature as ∼400 K in the cell during programming using (5) . Other parameters (I 0 , g 0 , V 0 , ν 0 , γ 0 , β, and α) are then obtained following the previously described procedure. Fig. 6 shows the measured and simulated dc characteristics of the three bilayer devices. The values of the model parameters are summarized in Table I .
2) Compliance Current: As an example, the influence of the SET compliance current (using HfO X : 1.7-nm devices) on the dc switching characteristics is shown in Fig. 7 . A larger compliance current results in a smaller gap distance at LRS (g LRS ) after the SET process. The compliance current is currently represented by the minimum gap distance (g LRS ) in the model.
3) RESET Voltage:
A larger RESET voltage will lead to larger gap distances after RESET (g HRS ) under the same set of device parameters, thus setting the RESET voltage achieves ML RESET programming. Fig. 8 compares the measured and simulated dc characteristics for various RESET voltages.
B. Al-Doped HfO X Devices
Al-doped HfO X RRAM 1T1R cells were also used to further demonstrate our model's applicability to a broad range of devices. These devices were integrated with select transistors in a 1T1R device structure. A reference cell stack made of TiN/Hf (10 nm)/Hf:AlO 2 (5 nm)/TiN was used. Based on this reference stack, two variations were made by doping them with different levels of Al 2 O 3 (18% and 45%) by ALD [34] . The stack with 0% AlO X doping had cells with a single layer of HfO X . The dimensions of the RRAM cells was ∼40 nm × 40 nm. The electrical measurements were performed with an Agilent B1500 semiconductor parameter analyzer. The source and base electrodes were connected to ground. The drain was connected to the BE of the RRAM. A constant voltage was applied to the gate electrode of the transistor, limiting the compliance current through the RRAM cell, and a programming voltage is applied to the TE of the RRAM. 1) Doping: Similar to the parameter extraction process of the bilayer devices, we use the median switching characteristics to determine the first group of parameters (E A , a 0 , t OX , T 0 , and R TH ). The gap range is ∼1-2.5 nm, since the measurement is performed under low current scale (I COMP = 10 μA). According to [28] and [34] , AlO X has larger E A and a 0 than HfOX. Thus, we assume E A and a 0 increase linearly with the increasing percentage of AlO X doping (0%: 1.24 eV, 18%: 1.36 eV, and 45%: 1.54 eV). The change of the crystal structure of the oxide film with AlO X doping modifies the conducting behavior exhibited in the HRS slope, which is reflected by V 0 . The oxygen ion migration process is also different with the change of the crystal structure, which is captured by the parameters γ 0 , α, and β. The parameter values of these devices are summarized in Table I . The measured data and the simulation results are shown in Fig. 9 .
2) Resistance Distribution: The resistance distribution is modeled through the use of (3). Al doping reduces the variations of LRS and opens up the resistance window. The increased energy barrier of oxygen ion migration with increasing Al doping [28] , [34] , which slows down the random ion movement during SET, limits the variations of LRS (Fig. 10) . 
C. AC and Stochastic Switching
To demonstrate the ac and stochastic switching capability of the model, we used the data reported in [25] and [36] for experimental calibration.
1) AC Programming:
The experimental pulse transient current was reported in [25] . We perform simulation using the compact model under the same pulse programming condition (pulse amplitude: 2.4 V, pulsewidth: 500 ns, rise time: 10 ns, and fall time: 10 ns). The current behavior is reproduced by the simulation without turning ON the variations in the simulation, as shown in Fig. 11 .
2) Stochastic Switching: Yu et al. [36] reported the RRAM stochastic switching behavior under weak programming conditions when the SET voltage is slightly below the median SET voltage. The measurement was performed under continuous SET/RESET cycling with different SET pulse amplitudes but the same 10-ns pulsewidth (+1.3 V/10 ns, +1.6 V/10 ns, and +1.9 V/10 ns). This inherently stochastic switching is caused by the randomness of the oxygen vacancy's generation and migration, which is captured in the variation (3). At some point, the variable that describes the gap of the filament may fluctuate largely enough, then the successful switching is activated with enough electric field on the smaller gap of the filament under the same bias condition. Increasing the SET pulse amplitude increased the SET success probability. Fig. 12 shows the simulated stochastic switching behaviors and compared them with measured data. V. APPLICATION EXAMPLE As an illustration of using this compact model for the system design, we consider the design of a reported 8-Mb TCAM macro [15] that uses three transistors and one RRAM (3T1R). The schematic of the 3T1R TCAM cell is shown in Fig. 13(a) , comprising a ML cell RRAM device (R1), nMOS transistor (N1), pMOS transistor (P1), and nMOS ML-driver (NML). The gate and the source of N1 are connected to DLn and SLn, respectively. The gate and the source of P1 are connected to DLp and SLp, respectively. R1 is placed between the drain terminal (NX) of P1/N1 and the column-based resistor-sourceline (SLr). Applying different bias conditions on DLn, DLp, SLr, SLn, and SLp, we can program the RRAM to 0, 1, or X (intermediate resistance state (MRS) in [15] ) or search the data. For example, in write-1 (W1) operations, R1 is SET to LRS in which DLn = V G-SET-L , SLr = V SET , and SLn = 0 V, with sufficient write current (I SET ) flowing through N1. In search-1 (S1) operations, P1 and R1 form a voltage divider in which SLr = DLp = DLn = 0 V. If R1 = 0 (HRS), the voltage at node NX (V NX ) exceeds the threshold voltage of NML (V TH-NML ), enabling NML to generate a large I ML−MIS to pull down ML voltage V ML and perform the mismatch operation. If R1 = 1/ X (LRS/MRS), then V NX is below V TH-NML . Thus, NML is in the cutoff region with ultrasmall I ML−M (∼0, I ML-MIS ), enabling it to perform the match operation. Fig. 13(b) shows the array structure in the TCAM macro, where worst case cell is circled. In the simulation, the programming energy of a single TCAM cell and the search time of the worst case cell with wiring resistance and capacitance are considered. The programming energy and the time delay resulted from drivers and timing controls are not included.
We use the model to optimize for lowering the programming energy and shortening the search delay. The characteristics of RRAM devices are influenced by the intrinsic fluctuation of the RRAM devices and the variations of the device structure due to variations of the fabrication process. These variations can impact the programming energy and the search delay (i.e., the latency). Without loss of generality, we consider the W1 programming energy and the S1 search time. RRAM is assumed at HRS in the search time simulation. The wiring parasitic latency and the development time [15] are considered as the search time. We simulate RRAM with various model parameters (I 0 and V 0 ) to gain insights on how these RRAM characteristics may impact the programming energy and the search delay (Fig. 14) . The programming energy and the search delay can be estimated by integrating the model in the SPICE simulation. Increasing the RRAM programming current level I 0 and decreasing the value of the nonlinearity parameter of the resistance curve V 0 can decrease the search delay, but the programming energy will be increased at the same time. Tradeoffs of the characteristics of RRAM devices can be explored to optimize the search delay and the programming energy for the target application specifications. 
VI. CONCLUSION
This paper presents a parameter extraction method and experimental validation for a Verilog-A RRAM compact model that considers the statistical variability of filament evolution. In addition to the dc switching characteristics, this model also captures the ac programming transient current behavior and SET stochastic switching under weak programming conditions. The salient physics of RRAM with various materials and device structures, such as TiO X /HfO X bilayer RRAM and HfO X RRAM with Al-doping, are captured in the model and reflected in the simulation results. The agreement between the simulated and measured data suggests that this physics-based compact model can be used for circuit simulations to guide the analysis and optimization of various circuit and system designs involving RRAM.
